

# UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION N	O. I	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/496,374		02/02/2000	Masami Kidono	OOCL-11 (11P024627)	6123	
26479	7590	04/19/2005		EXAM	EXAMINER	
	3 & POKO	<del>-</del>	PIZIALI, JI	PIZIALI, JEFFREY J		
620 TINTON AVENUE BLDG. B, 2ND FLOOR				ART UNIT	PAPER NUMBER	
TINTON FALLS, NJ 07724				2673		
				DATE MAILED: 04/19/2005		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)				
	Office Author O comme	09/496,374	KIDONO ET AL.				
	Office Action Summary	Examiner	Art Unit				
		Jeff Piziali	2673				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
THE   - External after   - If the   - If NO   - Failu   Any I	ORTENED STATUTORY PERIOD FOR REPLY MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.1: SIX (6) MONTHS from the mailing date of this communication. period for reply specified above is less than thirty (30) days, a reply period for reply is specified above, the maximum statutory period or reply within the set or extended period for reply will, by statute eply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be tim y within the statutory minimum of thirty (30) days vill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. O (35 U.S.C. § 133)				
Status							
1)⊠	Responsive to communication(s) filed on 01 No	ovember 2004.					
2a)⊠	This action is <b>FINAL</b> . 2b) ☐ This	action is non-final.					
3)	☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
	closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	3 O.G. 213.				
Dispositi	on of Claims						
4)🖂	4)⊠ Claim(s) <u>1-9 and 12-23</u> is/are pending in the application.						
	4a) Of the above claim(s) is/are withdrawn from consideration.						
	5) Claim(s) is/are allowed.						
6)⊠	Claim(s) <u>1-9 and 12-23</u> is/are rejected.						
	Claim(s) is/are objected to.						
8)[	Claim(s) are subject to restriction and/or	election requirement.					
Applicati	on Papers						
9)[] .	The specification is objected to by the Examine	r.					
10)⊠ The drawing(s) filed on <u>08 September 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) 🔲 -	The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.				
Priority u	nder 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  a) ⊠ All b) Some * c) None of:  1. ☑ Certified copies of the priority documents have been received.  2. ☐ Certified copies of the priority documents have been received in Application No  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  * See the attached detailed Office action for a list of the certified copies not received.							
Attachment	(s)						
1) Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413)							
3) 🔲 Inform	e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) No(s)/Mail Date	Paper No(s)/Mail Dat 5)  Notice of Informal Pa 6)  Other:					

#### **DETAILED ACTION**

#### **Drawings**

1. The drawings were received on 8 September 2003 (Paper No. 15). These drawings are acceptable.

### Claim Rejections - 35 USC § 112

2. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

Claims 1-6, 24, and 25 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claims contain subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. Recently amended independent claims 1-6 each newly recite the limitation, "and also being the minimum periodic unit of connections from said gate electrodes to said connection terminals within said successive pixel rows." Due to this claim limitation following a comma in all six claims, it remains unclear what the subject of "being the minimum periodic unit" is? However, the remarks found on page 13 of the amendment filed 1 November 2004, indicate N is meant to be "the minimum periodic unit of connections from said gate electrodes to said connection terminals within said successive pixel rows." Moreover, claim 24 recites, "connections from the gate electrodes to the connection terminals within successive pixel rows have a periodic repetition, and wherein N is the minimum

period of repetition." And claim 25 recites, "connections from the gate electrodes to the connection terminals within successive pixel rows exhibit a repeating pattern, and wherein N is the minimum period of the repeating pattern."

However, the examiner respectfully notes that such subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. For instance, Figure 3 of the instant invention illustrates N=16 gate electrode groups (see also page 20 of the amendment filed 15 April 2002). Figure 3 clearly illustrates gate electrodes 15a and 13a being commonly connected to connection terminal 13. As such, the connection from gate electrode 13a to connection terminal 13 is seen as repeating itself at gate electrode 15a. In such a manner, N=16 cannot be said to constitute the minimum period of this repeating pattern.

## Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.
- 4. Claims 1-9 and 12-25 are rejected under 35 U.S.C. 102(a) as being anticipated by the current application's own admitted prior art.

Regarding claim 1, the background of the current invention discloses a solid-state imaging device comprising: a pixel unit [Fig. 7, 1] constituted by a two-dimensional array of pixels for generating charge in correspondence to received light and accumulating the charge for

a predetermined period of time; a vertical transfer unit [Fig. 7, 2] for vertically transferring charge from the pixels in the pixel unit; a horizontal transfer unit for horizontally transferring charge from the vertical transfer unit; shift gates [Fig. 7, 3] each provided between each pixel and the vertical transfer unit for reading out the charge in the pixels to the vertical transfer unit, gate electrodes [Fig. 7, 4A -- horizontal lines] for controlling the shift gates; and a plurality of lead lines [Fig. 7, 4A -- vertical lines] for connecting the gate electrodes to an external circuit and a plurality of connection terminals [Fig. 7, 6] for connecting the gate electrodes to the external circuit; the gate electrodes making up N [where N = 6, for instance] of gate electrode groups in which the lines belonging to each coset of modulo 6 within successive pixel rows are connected to common lead lines, 6 being a predetermined natural number between 4 and one half the number of pixels [where the number of pixels = 12, for instance] in a column, and also being the minimum periodic unit of connections from the gate electrodes to the connection terminals within the successive pixel rows, the gate electrodes having common connection terminals to reduce the number (i.e. from 3 to 2, for instance) of the connection terminals to less than 12 (see Page 2, Line 15 - Page 5, Line 6).

Regarding claim 2, this claim is rejected under the reasoning applied in the above rejection of claim 1; furthermore, the background of the current invention discloses gate electrodes/gate control lines [Fig. 7, 4A] connected to gate electrode groups in which horizontal lines belonging to each coset of modulo 6 [where N=6, for instance] within successive pixel rows are connected commonly, being combined with each other so as to reduce the number (i.e. from

Application/Control Number: 09/496,374

Art Unit: 2673

3 to 2, for instance) of the connection terminals to less than 6 (see Page 2, Line 15 - Page 5, Line 6).

Page 5

Regarding claim 3, this claim is rejected under the reasoning applied in the above rejection of claim 1; furthermore, the background of the current invention discloses the gate electrodes being provided in a predetermined number 6 [where N = 6, for instance] of gate electrode groups such that the horizontal line number of the gate electrode groups which are connected to respective common lead lines belong to each same residue class of modulo 6, 6 being a predetermined natural number between 4 and one half the number of pixels [where the number of pixels = 12, for instance] in a column, and also being the minimum periodic unit of connections from the gate electrodes to the connection terminals within the successive pixel rows, some of the gate electrode groups being commonly connected so that the connection electrodes are less in number (i.e. from 3 to 2, for instance) than 6 (see Page 2, Line 15 - Page 5, Line 6).

Regarding claim 4, this claim is rejected under the reasoning applied in the above rejection of claim 1; furthermore, the background of the current invention discloses the commonly connected gate electrode groups are always controlled in the same way in each of all predetermined read-out modes including selective pixel read-out modes by selective shift gate driving (see Fig. 7; Page 4, Line 8 - Page 5, Line 6).

Regarding claim 5, this claim is rejected under the reasoning applied in the above rejection of claims 1, 2 and 4.

Regarding claim 6, this claim is rejected under the reasoning applied in the above rejection of claims 1, 3 and 4.

Regarding claims 7-9, the background of the current invention discloses gate electrode groups controlled in each of all the predetermined read-out modes are set such as to provide a minimum number of connection terminals for connecting the gate electrodes to an external circuit (see Fig. 7; Page 4, Line 8 - Page 5, Line 6; where 2 connection terminals is the minimum in this modulo 6 example).

Regarding claims 12-17, the background of the current invention discloses at least two horizontal lines belonging to the same pixel group but to different gate electrode groups are connected to a common connection terminal (see Fig. 7; Page 2, Line 15 - Page 5, Line 6).

Regarding claims 18-23, the background of the current invention discloses only two connection terminals connected to the vertical transfer unit are not connected to any of the gate electrodes (see Fig. 7; Page 2, Line 15 - Page 5, Line 6).

Regarding claim 24, the background of the current invention discloses connections from the gate electrodes to the connection terminals within successive pixel rows have a periodic

repetition, and wherein N is the minimum period of repetition (see Fig. 7; Page 2, Line 15 - Page 5, Line 6).

Regarding claim 25, the background of the current invention discloses connections from the gate electrodes to the connection terminals within successive pixel rows exhibit a repeating pattern, and wherein N is the minimum period of the repeating pattern (see Fig. 7; Page 2, Line 15 - Page 5, Line 6).

## Response to Arguments

5. Applicants' arguments filed 1 November 2004 have been fully considered but they are not persuasive. The applicants contend that the current application's own admitted prior art does not teach that N is the minimum periodic unit of connections from said gate electrodes to said connection terminals within said successive pixel rows (see Fig. 7; page 13 of applicants' arguments; and the drawing attached to the applicants' arguments). However, the examiner respectfully disagrees. Firstly, the examiner notes that claim language (as found in pending claims 1-6) never, due to grammatical placement of a comma, explicitly links N to being the argued minimum periodic unit. Therefore, prior art Figure 7 can be thought to read on the claimed subject matter simply by there being/existing *any* minimum periodic unit of connections from said gate electrodes to said connection terminals within said successive pixel rows.

Moreover, in the discussed example (again, see page 13 of applicants' arguments) where N = 272 gate electrode groups, it would simply not be possible to connect all 272 gate electrodes

to the connection terminals with any fewer than 272 connections. By such reasoning, rejection of the claims is deemed necessary, proper, and thereby maintained at this time.

Page 8

#### Conclusion

6. Applicants' amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Application/Control Number: 09/496,374 Page 9

Art Unit: 2673

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jeff Piziali whose telephone number is (571) 272-7678. The examiner can normally be reached on Monday - Friday (6:30AM - 3PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Bipin Shalwala can be reached on (571) 272-7681. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

15 April 2005

BIPIN SHALWALA SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2600